Designed for nanometer-scale silicon ICs, a new wire-bond chip-packaging process–called Pad on I/O–by chip manufacturer LSI Logic (Milpitas, CA) places bond pads directly on active copper/low-K ...

Delivery lead times for IC packaging and testing machines have shortened notably amid weakening demand and improving supply of basic ICs used in the machines, according to industry... China-based ...